

Magnetic memory device

Publication number: TW548656 (B)
Publication date: 2003-08-21
Inventor(s): KUNIKIYO TATSUYA [JP]; EIKYU KATSUMI [JP]; MAEDA SHIGENOBU [JP]
Applicant(s): MITSUBISHI ELECTRIC CORP [JP]
Classification:
- **International:** G11C11/14; G11C11/15; G11C11/16; H01F10/08; H01F10/32; H01L21/8246; H01L27/105; H01L43/08; G11C11/02; H01F10/00; H01F10/08; H01L21/70; H01L27/105; H01L43/08; (IPC1-7): G11C17/02
- **European:** G11C11/15; G11C11/16; Y01N4/00
Application number: TW20010132306 20011226
Priority number(s): JP20010029426 20010206


Also published as:

DE10164283 (A1)
US2002145902 (A1)
US6567299 (B2)
KR20020065323 (A)
JP2002231904 (A)

more >>

Abstract of TW 548656 (B)

A plurality of word lines (WL1) are provided in parallel to one another and a plurality of bit lines (BL1) are provided in parallel to one another, intersecting the word lines (WL1) thereabove. MRAM cells (MC2) are formed at intersections of the word lines and the bit lines therebetween. MRAM cells (MC3) are provided so that an easy axis indicated by the arrow has an angle of 45 degrees with respect to the bit lines and the word lines. Thus, an MRAM capable of cutting the power consumption in writing is achieved and further an MRAM capable of reducing the time required for erasing and writing operations is achieved.



Data supplied from the esp@cenet database — Worldwide